

BUILT-IN GENERATION OF FUNCTIONAL BROADSIDE USING FIXED HARDWARE STRUCTURE

SADHU KRISHNA PRASAD¹, G. JAGADEESHWAR REDDY²

¹ PG Student, VLSI, ECE Department, NEC, Nellore, Andhra Pradesh, INDIA

² Professor, ECE Department, NEC, Nellore, Andhra Pradesh, INDIA

krishna.4a5@gmail.com, jagsuni@yahoo.com

ABSTRACT

In this proposed method we are test 36-bit input ISCAS-85 C432 27-channel interrupt controller. This paper described an on-chip test generation method for functional broadside tests. The hardware was based on the application of primary input sequences starting from a known reachable state, thus using the circuit to produce additional reachable states. Random primary input sequences were modified to avoid repeated synchronization and thus yield varied sets of reachable states. Two-pattern tests were obtained by using pairs of consecutive time units of the primary input sequences. The hardware structure was simple and fixed, and it was tailored to a given circuit only through the following parameters: the length of the LFSR used for producing a random primary input sequence; the length of the primary input sequence; the specific gates used for modifying the random primary input sequence; the specific gate used for selecting applied tests; and the seeds for the LFSR. With the proposed on-chip test generation method, the circuit is used for generating reachable states during test application. This alleviates the need to compute reachable states offline.

I. INTRODUCTION

Over testing due to the application of two-patterns can-based tests was described in [1]–[3]. Over testing is related to the detection of delay faults under non-functional operation conditions. One of the reasons for these non-functional operation conditions is the following. When an arbitrary state is used as a scan-in state, a two-pattern test can take the circuit through state-transitions that cannot occur during functional operation. As a result, slow paths that cannot be sensitized during functional operation may cause the circuit to fail [1]. In addition, current demands that are higher than those possible during functional operation may cause voltage drops that will slow the circuit and cause it to fail [2], [3]. In both cases, the circuit will operate correctly during functional operation. Functional broadside tests [4] ensure that the scan-in state is a state that the circuit can enter during functional operation, or a reachable state. As broadside tests [5], they operate the circuit in functional mode for two clock cycles after an initial state is scanned in. This results in the application of a two-pattern test.

Since the scan-in state is a reachable state, the two-pattern test takes the circuit through state-transitions that are guaranteed to be possible during functional operation. Delay faults that are detected by the test can also affect functional operation, and the current demands do not exceed those possible during functional operation. This alleviates the type of over testing described in [1]–[3]. In addition, the power dissipation during fast functional clock cycles of functional broadside tests does not exceed that possible during functional operation.

Test generation procedures for functional and pseudo-functional scan-based tests were described in [4] and [6]–[13]. The procedures generate test sets offline for application from an external tester. Functional scan-based tests use only reachable states as scan-in states. Pseudo-functional scan-based tests use functional constraints to avoid unreachable states that are captured by the constraints.

This work considers the on-chip (or built-in) generation of functional broadside tests. On-chip test generation reduces the test data volume and facilitates at-speed test application. On-chip test generation methods for delay faults, such as the ones described in [14] and [15], do not impose any constraints on the states used as scan-in states. Experimental results indicate that an arbitrary state used as a scan-in state is unlikely to be a reachable state [4]. The on-chip test generation method from [16] applies pseudo-functional scan-based tests. Such tests are not sufficient for avoiding unreachable states as scan-in states. The on-chip test generation process described in this work guarantees that only reachable states will be used.

It should be noted that the delay fault coverage achievable using functional broadside tests is, in general, lower than that achievable using arbitrary broadside tests as in [14], [15] or pseudo-functional broadside tests as in [16]. This is due to the fact that functional broadside tests avoid unreachable scan-in states, which are allowed by the methods described in [14]–[16]. However, the tests that are needed for achieving this higher fault coverage are also ones that can cause over testing. They can also dissipate more power than possible during functional operation.

Only functional broadside tests are considered in this work. Under the proposed on-chip test generation method, the circuit is used for generating reachable states during test application. This alleviates the need to compute reachable states or functional constraints by an offline process as in [4], [6]–[13] and [16]. The underlying observation is related to one of the methods used in [4] for offline test generation, and is the following.



If a primary input sequence A is applied in functional mode starting from a reachable state, all the states traversed under A are reachable states. Any one of these states can be used as the initial state for the application of a functional broadside test. By generating A on-chip and ensuring that it takes the circuit through a varied set of reachable states, the on-chip test generation process is able to achieve high transition fault coverage using functional broadside tests based on A . It should be noted that, for the detection of a set of faults F , at most $|F|$ different reachable states are required. This number is typically only a small fraction of the number of all the reachable states of the circuit. Thus, the primary input sequence A does not need to take the circuit through all its reachable states, but only through a sufficiently large number relative to $|F|$, in order to be effective for the detection of target faults.

The hardware used in this paper for generating the primary input sequence A consists of a linear-feedback shift-register (LFSR) as a random source [17], and of a small number of gates (at most six gates are needed for every one of the benchmark circuits considered). The gates are used for modifying the random sequence in order to avoid cases where the sequence takes the circuit into the same or similar reachable states repeatedly. This is referred to as repeated synchronization [18]. In addition, the on-chip test generation hardware consists of a single gate that is used for determining which tests based on will be applied to the circuit. The result is a simple and fixed hardware structure, which is tailored to a given circuit only through the following parameters.

- 1) The number of LFSR bits.
- 2) The length of the primary input sequence.
- 3) The specific gates used for modifying the LFSR sequence into the sequence.
- 4) The specific gate used for selecting the functional broadside tests that will be applied to the circuit based on.
- 5) Seeds for the LFSR in order to generate several primary input sequences and several subsets of tests.

The on-chip test generation hardware is based on the one described in [19]. It differs from it in the following ways.

2. FUNCTIONAL BROAD SIDE TESTING

2.1 BLOCK DIAGRAM OF BROADSIDE AND FUNCTIONAL BROADSIDE TESTING




Fig: Simple BIST circuitry

2.2 BROADSIDE TESTS IN PARTIAL-SCAN CIRCUITS

In a full-scan circuit, a broadside test starts by scanning in a state denoted by two primary input vectors, denoted by u and v and are then applied in functional mode. The final state reached at the end of the test is scanned out. The test can be partitioned into two patterns, applied in one functional clock cycle, and applied in a second functional clock cycle. The application of u is done under a slow clock to allow signal transitions in the circuit to settle. The application of v is done under a fast clock in order to capture delayed signal-transitions. Faults are detected by observing the primary output vector obtained in response to u and v when the final state is scanned out. In a full scan circuit, the scan-in state is a fully-specified state. After scanning in all the state variables of the circuit are assigned known values. In addition, the values of all the state variables are observed during the scan-out operation at the end of the test. For illustration, we consider a circuit with two primary inputs and five state variables, which are denoted by s_1, s_2, s_3, s_4, s_5 and are scanned, u_1, u_2 and v_1, v_2 are unscanned. A possible scan-in state is $000xx$, where x stands for an unspecified (unknown) value. In a broadside test for this circuit, u may be a partially-specified state as well. For example, suppose that $u = 1x01x$ and $v = 1x01x$. Let us obtain the two-pattern test $000xx$ 00 , $1x01x$ 11 . With partially-specified patterns, it may not be possible to activate certain faults. In addition, faults whose effects are propagated by the second pattern to u or will not be detected by the scan-out operation at the end of the test. Therefore, it is necessary to consider broadside tests with more than two primary input vectors. The primary input vectors are then applied in functional mode. The state at time unit t of the test, where s_{i+1} is the next-state obtained when the present-state is s_i and the primary input vector is u . There is one time unit where such that u is applied under a fast clock in order to capture delayed signal-transitions. Application of v for such that is done under a slow clock to allow signal-transitions in the circuit to settle. Under the slow clock the circuit operates as a fault free circuit.

2.3 PESUDORANDOM TEST GENERATION

The three primary goals were:

- to develop a battery of statistical tests to detect non randomness in binary sequences constructed using random number generators and pseudorandom number generators utilized in cryptographic applications,
- to produce documentation and a software implementation of these tests, and
- to provide guidance in the use and application of these tests. Pseudorandom- generate patterns that appear to be random but are in fact deterministic (repeatable). Linear Feedback Shift Register (LFSR)

Weighted pseudo-random test generation Adaptive pseudo-random test generation

2.3.1 Algorithmic Test Generation

List primary inputs controlling location where a fault should be detected.

Determine primary input conditions to activate a fault and to sensitize the primary outputs such that the fault can be observed.

2.3.2 Linear Feedback Shift Registers (LFSRs)

Efficient design for Test Pattern Generators & Output Response Analyzers (also used in CRC) FFs plus a few XOR gates better than counter

- Fewer gates
- Higher clock frequency
- Two types of LFSRs External Feedback, Internal Feedback
- Higher clock frequency

An LFSR generates periodic sequence must start in a non-zero state, The maximum length of an LFSR sequence is $2^n - 1$ does not generate all 0s pattern (gets stuck in that state) The characteristic polynomial of an LFSR generating maximum-length sequence is a primitive polynomial A maximum-length sequence is pseudo-random: number of 1s = number of 0s + 1 same number of runs of consecutive 0s and 1s 1/2 of the runs have length 1 1/4 of the runs have length 2 (as long as fractions result in integral numbers of runs).




Figure : LFSR 4bit circuit

2.4 COMBINATIONAL BENCHMARK CIRCUIT C432

Several Industry standard benchmark circuits such as ISCAS-85, ISCAS-89, etc can be used to test new design, test and manufacturing approaches and technologies. Following is a brief description of one of the ISCAS-85 circuits used for the purpose of testing the new low power pattern generation scheme described above.

C432 is a 27-channel interrupt controller. The input channels are grouped into three 9-bit buses (we call them A, B and C), where the bit position within each bus determines the interrupt request priority. A fourth 9-bit input bus (called E) enables and disables interrupt requests within the respective bit positions. Figure below shows the c432 circuit. Figures below show the logic of the underlying modules.




Figure : C432 Combinational Circuit


- Logic Gates are taken at Primary input combination in (2^{36}) .

Statistics: 36 inputs; 7 outputs; 160 gates; bus translations


Function: c432 is a 27-channel interrupt controller. The input channels are grouped into three 9-bit buses (we call them A, B and C), where the bit position within each bus determines the interrupt request priority. A fourth 9-bit input bus (called E) enables and disables interrupt requests within the respective bit positions. The figure

above concisely represents the circuit. The figure above contains the modules labeled M1, M2, M3, M4, and M5, which contain the underlying logic.


3. RESULT ANALYSIS



BLOCK DIAGRAM



RTL SCHEMATIC



TECHNOLOGY SCHEMATIC DIAGRAM


The Design Summary window provides a comprehensive overview of the project. It includes a summary table with the following data:

TOP_BIST_TB Project Status (06/28/2014 - 15:35:25)			
Project File:	Extension8492E1.vse	Parser Errors:	No Errors
Module Name:	TOP_BIST	Implementation State:	Synthesized
Target Device:	xc7a020t-3cspg24	Errors:	No Errors
Product Version:	ISE 14.3	Warnings:	2 Warnings (2 new)
Design Goal:	Default	Routing Results:	
Design Strategy:	user: default (auto)	Timing Constraints:	
Environment:	System Simulator	Final Timing Score:	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	40	12930	0%
Number of Slice LUTs	151	63400	0%
Number of Fully used LUTFF pairs	40	151	26%
Number of bonded I/Os	46	210	22%
Number of BUFGMUXes	1	32	3%

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Info
Synthesis Report	Current	Sat Jun 28 15:35:24 2014	0	2 Warnings (2 new)	1 Info (1 new)
Transition Report					
Map Report					
Place and Route Report					
Power Report					
Post-PAH Static Timing Report					
Bitgen Report					

DESIGN SUMMARY



OUTPUT WAVEFORM



CONCLUSION

The presence of delay-inducing defects is causing increasing concern in the semiconductor industry today. To test for such delay-inducing defects, scan-based transition fault testing techniques are being implemented. To Full scanning Process will Generated and then Fault coverage for Broadside testing is 80% , functional broadside testing is 40% and Pseudorandom testing is 80%. Maximum length of the testing is 362. Full scanning percentage is 97.5%. Fault coverage for the Broadside testing with s_t_0 Fault will generate in above circuit is 85%. Maximum length of testing full scan circuit is 402. Scanning percentage is 97%. Testing time for partial scan process is reduces Maximum testing length is reduced at 284. Fault coverage is maximum one of partial scan process.

REFERENCES

- [1] J. Rearick, "Too much delay fault coverage is a bad thing," in Proc. Int. Test Conf., Oct. 2001, pp. 624–633.
- [2] J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash, and M. Hachinger, "A case study of IR-drop in structured-at-speed testing," in Proc. Int. Test Conf., 2003, pp. 1098–1104.
- [3] Pomeranz, "On the generation of scanbased test sets with reachable states for testing under functional operation conditions," in Proc. Des. Autom. Conf., Jun. 2004, pp. 928–933.
- [4] Y.-C. Lin, F. Lu, K. Yang, and K.-T. Cheng, "Constraint extraction for pseudofunctional scan-based delay testing," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2005, pp. 166–171.
- [5] Z. Zhang, S. M. Reddy, and I. Pomeranz, "On generating pseudo-functional delay fault tests for scan designs," in Proc. Int. Symp. Defect Fault Toler. VLSI Syst., Oct. 2005, pp. 398–405.
- [6] Pomeranz and S. M. Reddy, "Generation of functional broadside tests for transition faults," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 25, no. 10, pp. 2207–2218, Oct.
- [7] Y.-C. Lin, F. Lu, K. Yang, and K.-T. Cheng, "Constraint extraction for pseudo-functional scan-based delay testing," in Proc. Asia South Pacific Design Autom. Conf., 2005, pp. 166–171.
- [8] Z. Zhang, S. M. Reddy, and I. Pomeranz, "On generating pseudo-functional delay fault tests for scan designs," in Proc. Int. Symp. Defect Fault Toler. VLSI Syst., 2005, pp. 398–405.
- [9] I. Polian and F. Fujiwara, "Functional constraints vs. test compression in scan-based delay testing," in Proc. Design, Autom. Test Euro. Conf., 2006, pp. 1–6.
- [10] M. Syal et al., "A study of implication based pseudo functional testing," in Proc. Int. Test Conf., 2006, pp. 1–10.
- [11] A. Jas, Y.-S. Chan, and Y.-S. Chang, "An approach to minimizing functional constraints," in Proc. Defect Fault Toler. VLSI Syst., 2006, pp. 215–226.
- [12] H. Lee, I. Pomeranz, and S. M. Reddy, "On complete functional broadside tests for transition faults," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., pp. 583–587, 2008.
- [13] I. Pomeranz and S. M. Reddy, "On reset based functional broadside tests," in Proc. Design Autom. Test Euro. Conf., 2010, pp. 1438–1443.
- [14] H. Lee, I. Pomeranz, and S. M. Reddy, "Scan BIST targeting transition faults using a Markov source," in Proc. Int. Symp. Quality Electron. Design, 2004, pp. 497–502.
- [15] V. Gherman, H.-J. Wunderlich, J. Schloeffel, and M. Garbers, "Deterministic logic BIST for transition fault testing," in Proc. Euro. Test Symp., 2006, pp. 123–130.
- [16] Y.-C. Lin, F. Lu, and K.-T. Cheng, "Pseudofunctional testing," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., pp. 1535–1546, 2006.
- [17] M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design. Piscataway, NJ: IEEE Press, 1995.
- [18] I. Pomeranz and S. M. Reddy, "Primary input vectors to avoid in random test sequences for synchronous sequential circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., pp. 193–197, 2008.
- [19] I. Pomeranz, "Built-in generation of functional broadside tests," presented at the Design Autom. Test Euro. Conf., Grenoble, France, 2011.
- [20] P. H. Bardell, W. H. McAnney, and J. Savir, Built-In Test for VLSI. New York: Wiley, 1987.
- [21] B. Konemann, "LFSR-coded test patterns for scan designs," in Proc. Euro. Test Conf., 1991, pp. 237–242.

